




2024.11.07




2024.11.08



2024.11.09



2024. 11.10



2024.11.11

actually, `evacuated_to :`
`[Host | Stream Tn.t] option`

if node is evacuated,
automatically schedule
bringing it back when needed

`evacuated field`

can evacuation
be automated?


`to_host ~evacuate:true`

managing scarce memory


`device_to_device ~evacuate:true?`

bringing back across multiple hops


2024.11.12




2024.11.13



2024.11.14



2024.11.15



to be continued tomorrow

Fully Sharded Data Parallel

Paper from Meta AI
arXiv:2304.11277

parameter prefetching

overlap communication
with computation

operation reordering

hard! requires

passing activations

rethinking design:
non-materialized tensors vs
the eviction mechanism

model parallelism

we need good design
for initialization

In OCANNL, activations are
typically a special case of
non-materialized tensors.

more natural for
pipeline parallelism

In OCANNL, easy to
manually partition a model
into components and
explicitly distribute over
devices and backends.

awkward/hard for
model parallelism

especially for
parameter sharding

Tensor
parallelism

2024.11.18

1. Each sub-module / model layer is a FSDP unit.
2. Each unit's non-shared parameters are flattened, concatenated and sharded across backends/devices.
3. Before the unit's computation, unshards required parameters. Afterward, deletes other shards' parameters.

communicates parameters & their gradients on demand, for unsharding & accumulation

crosses abstraction levels: bad fit for OCANNL design

great for balancing memory, computation, number of devices

Fully Sharded Data Parallel

parameter sharding

communicates activations: computation boundaries

downside: complicates model design with computational considerations

Tensor Parallelism

upside: keeps model design clean

tricky

manually: a slice operator indexed by backend/device/stream


automatically find good axes

worse fit for OCANNL design

hard work: find good axes to balance memory, computation, number of devices

fits with OCANNL design

2024.11.19, updated 2024.11.27



2024.11.20

more notes coming

pipeline with nano-batches at the granularity of operations

papers to read:
ZeRO arXiv:1910.02054
Zero Bubble arXiv:2401.10241
NanoFlow arXiv:2408.12757

PP most helpful for cross-server connections

optimizer/gradient sharding

pipeline parallelism

asynchronous PP breaks optimizer semantics

ZeRO: focus on minimizing per-GPU memory

Zero Bubble

layer-wise parallelizes the optimizer step by accumulating progressively

optimizes microbatch scheduling of Forward, Backward, and Weight-gradient


ZeRO-DP is similar to FSDP, but lossy and much simpler

partitions optimizer states, discards gradient parts for other partitions

propagates global optimizer state of previous iteration while the next iteration is computing the initial forward steps

redoes the optimizer step if a global check fails for any layer (found INF, NaN, or gradient clip needed)

2024.11.21



LOCAL converts part of a global axis to local

operations usually have axis and amt (amount / part of)

upcasted axis is computed or reduced at higher precision??

adds padding to an axis

PADTO

prohibits use of local axes

NOLOCALS

GROUPTOP

UPCASTMID

UPCAST

converts part of an axis into an innermost upcasted axis

UNROLL

converts part of or whole axis into an innermost upcasted axis

SWAP

swaps two axes in a tensor

TC

TensorCore's reduce axis is selected starting from first_reduce, the 2 inputs axes ending at first_reduce

applying TC applies PADTO, UNROLL for reduce axis, UPCAST, LOCAL for TensorCore's threads' axes

all of this is in codegen/kernel.py, beam_search itself is in engine/search.py

then optional "hand-coded" UPCAST and LOCAL

fusing reduce ops??

program search in tinygrad

in tinygrad, memory mode and projection semantics are assigned per-axis

blue - global dims
cyan - local dims
green - reduce-local
white - reduce-late upcasted
red - reduce loops
purple - reduce upcasted
yellow - normal upcasted

related

GROUP

2024.11.22

Why is all this in here? *schedule.py: things to schedule, not scheduling.*
Where is the scheduling?

to_uop for non-const buffers is the ShapeTracker's view of the buffer

via graph rewriting

what is sizzle???

↳ see later

an UOp is_scheduled when the op is Ops.VIEW

selects groups to fuse, vs. what to materialize

prepares indexing (aka. movement ops), integrates indexing with computation

similar to OCANNL's inputs and outputs fields in routine

ScheduleItem with disjoint input and output buffers

multiple outputs possible via Ops.SINK AST node, otherwise single output

scheduler in tinygrad

upcoming design

PR 7065

Gets rid of LazyBuffer (replaced with UOp) and of engine/lazy.py

gets rid of indexing processing in schedule.py, instead exposes ShapeTracker methods in ops.py

tracks materialized buffers (i.e. realized in tinygrad) in ops.py

graph rewriting to push views below computations, collect buffers and kernels

← in schedule.py

2024.
11.23

args are already SRAM (copied before running a kernel), then copied explicitly into registers before computation

args are HBM/DRAM mem (global), explicitly copied into SRAM mem (local) before computation

imperative: explicit assignments

on TPU

on GPU

Refs were introduced to make JAX stateful even before Pallas, reused

Pallas: a JAX kernel language

more control over memory access

kernels parallelize over grids

a `BlockSpec` projects an input or output to a block-slice view and threads/streams, for blockwise parallelism over grids

vmap of `pallas_call`: adds extra grid axis

dynamic slicing and masking

manually specified for each input & output

generalization of tiling

doesn't support:
`conv_general` etc. -- usually not on hardware
`gather / scatter` -- backends without noncontiguous memory reads / writes

also needs explicit `out_shape`

not implemented yet: alternatives to `BlockSpec` e.g. overlapping windows for convolutions

GPU and TPU are not entirely interchangeable?

2024.11.24

Triton

autotune picks a config out of manually speced candidates

Pallas exposes them but on refs

based on pointers

nice idea: associate axes with strides to decouple tensor semantics from memory layout

both manual and auto-tune splitting into warps

load, store with dynamic slicing and mask

sharing code across backends (CUDA, CDNA) but dedicated sections to compute e.g. num of threads per multi-processor

execution over a grid, as in CUDA and Pallas

each block must have 2^n elements, needs padding via mask

nice tutorials

to be continued

manual decoding of indices into per-block vectors of offsets for load/store, but otherwise functions over ndim arrays

maybe worth replicating triton.testing. (perf_report|Benchmark)

groups of blocks reduce memory transfers per same num of output blocks

tl.exp is __expf from CUDA (approximate)

not built-in

2024.11.25

counter-based Parallel Random Numbers

reducing ^{manual} across blocks in a group by locking at the end of a kernel

computes pseudo-random nums on the device with seed int32

Triton part 2

vs scheduling DSLs

vs polyhedral DSLs

use affine *access functions*

large search space

separate algo and schedule: tile splits, loop reordering and unrolling, parallel axes

support fusion, interchange, tiling, parallelization

not applicable to (structured-)sparse networks

TVM has built-in automatic scheduling

loop transformations

auto optimizations

thread swizzling

coalescing

shared mem synchronization

transforms row-major to column-major submatrix for each group-size rows

pre-fetching

orders threads within micro-tile to contiguous mem access

async copy scheduling

inserts barriers into GPU code by detecting read-after-writes and write-after-read

9/14/2024

MG 7/9/24

2

2024.11.26

fwd: NumPy pad
bprop: shrink

fwd: NumPy broadcast_to
bprop: reduce SUM

fwd: NumPy subarray view
bprop: pad

RESHAPE

PERMUTE

PAD

EXPAND

SHRINK

pure movement ops

translates all of NumPy
syntax to ops

STRIDE

Decomposed using Flip
for < 0 and a
combination of Pad
and Reshape for > 1

vs teenygrad =
1/10th of tinygrad

why many views per Tracker? → tomorrow

tinygrad ShapeTracker

direct relevant ops are:
EXPAND, CONTRACT,
VIEW, REDUCE_AXIS

a View has:
shape (i.e. dims), strides,
offset, mask (begin-end per
axis), whether it's contiguous

is a list of View objects

canonicalized, e.g.:
if mask uncovers
just 1 index, convert
to "no stride" and
adjust the offset

assigned to op nodes except
DEFINE_LOCAL/GLOBAL/VAR,
BUFFER, CONST

default strides assume
shape is rightmost-major

VIEW has a
ShapeTracker

VIEW = non-copy
movement op

VIEW doesn't have children,
instead typically provides a view
for the preceding DEFINE_GLOBAL

other nodes inherit
ShapeTracker from children;
all children must have the
same ShapeTracker!

2024.11.27

tinygrad followup

MultiLazyBuffer with per-device LazyBuffers

stores per-device bounds of the sharded axis

dedicated float4 support

BITCAST frist takes address and pointer-casts the address

CAST and BITCAST

UPCAST UOp actually means UNROLL!

What is UPCAST Opt (i.e. in program search)?

this range is used to render loops in Linearizer

passed as a kernel param

multigpu via sharding

Variable

has range

can remain symbolic

generates symbolic mask guard

can create_schedule_with_vars perform some shape inference?

axis dimensions placeholder

DEFINE_GLOBAL args: position in parameter list, param name, mutability

STORE: retain after kernel finishes

its ScheduleItem forms a kernel

ends up duplicating the part of the compute graph below reducing of the sharded axes