






2024.11.11 actually, evacuated_to: [Host | Stream Tn.t] option if node is evacuated, can evacuation evacuated field automatically schedule be automated? bringing it back when needed to_host ~evacuate:true managing scarce memory device_to_device ~evacuate:true? bringing back across multiple hops













2024.11.18 communicates parameters & 1. Each sub-module / model layer is a FSDP unit. their gradients on demand, for 2. Each unit's non-shared parameters are flattened, unsharding & accumulation concatenated and sharded across backends/devices. 3. Before the unit's computation, unshards required crosses abstraction levels: parameters. Afterward, deletes other shards' parameters. bad fit for OCANNL design Fully Sharded Data Parallel great for balancing memory, computation, communicates activations:) number of devices computation boundaries parameter sharding upside: keeps downside: complicates model design model design clean, Tensor Parallelism with computational considerations tricky automatically manually: a slice operator indexed/ worse fit for find good axes by backend/device/stream OCANNL design hard work: find good axes to balance fits with OCANNL design memory, computation, number of devices





2024.11,21 converts part of a global axis to local LOCAL operations usually adds padding to an axis upcasted axis is have axis and amt computed or reduced **PADTO** prohibits use (amount / part of) at higher precision??/ of local axes kernel (NOLOCALS) UPCAST transforming converts part of an axis into (GROUPTOP) operations an innermost upcasted axis (UPCASTMID) UNROL Felated TC GROUP converts part of or whole) program search axis into an innermost fusing reduce ops?? in tinygrad upcasted axis SWAP in tinygrad, memory mode swaps two axes in a tensor \and projection semantics TensorCore's reduce axis is are assigned per-axis all of this is in selected starting from codegen/kernel.py, first_reduce, the 2 inputs axes beam_search itself is in blue - global dims engine/search.py ending at first_reduce cyan - local dims green - reduce-local /then optional "handwhite - reduce-late upcasted applying TC applies PADTO, UNROLL coded" UPCAST red - reduce loops for reduce axis, UPCAST, LOCAL for/ purple - reduce upcasted and LOCAL TensorCore's threads' axes yellow-mornaul proconstady

Where is the scheduling mot schedule what is sizzle??? 2024 1122 to_uop for non-const buffers is the via graph rewriting ShapeTracker's view of the buffer prepares indexing (aka. movement ops), integrates selects groups to fuse, indexing with computation an UOp is_scheduled vs. what to materialize when the op is Ops.VIEW similar to OCANNL's Scheduleltem with disjoint multiple outputs possible) inputs and outputs input and output buffers via Ops. SINK AST node, fields in routine otherwise single output scheduler in tinygrad PR 7065 upcoming design tracks materialized Gets rid of LazyBuffer buffers (i.e. realized gets rid of indexing processing (replaced with UOp) \in tinygrad) in ops.py in schedule.py, instead exposes and of engine/lazy.py ShapeTracker methods in ops.py graph rewriting to push views below in schedule py computations, collect buffers and kernels

2024.

args are already SRAM (copied before running a kernel), then copied explicitly into registers before computation

args are HBM/DRAM mem (global), explicitly copied into SRAM mem (local) before computation

imperative: explicit assignments

on TPU

on GPU

Refs were introduced to make JAX stateful even before Pallas, reused

Pallas: a JAX kernel language

more control over memory access

kernels parallelize over grids

vmap of pallas_call: adds extra grid axis

a BlockSpec projects an input or output to a block-slice view and threads/streams, for blockwise parallelism over grids

dynamic slicing and masking

manually specified for each input & output

generalization of tiling

doesn't support:

conv_general etc. -- usually not on hardware gather / scatter -- backends without noncontiguous memory reads / writes

also needs explicit out_shape

GPU and TPU are not entirely interchangeable?

not implemented yet: alternatives to BlockSpec e.g. overlapping windows for convolutions

autotune picks a config out of manually speced candidates Pallas exposes them but on refs

based on pointers

nice idea: associate axes with strides to decouple tensor semantics from memory layout

both manual and auto-tune (splitting into warps

load, store with dynamic slicing and mask

sharing code across backends (CUDA, CDNA) but dedicated sections to compute e.g. num of threads per multi-processor

execution over a grid, as in CUDA and Pallas

Triton

each block must have 2'n elements,

needs padding via mask

to be continued

manual decoding of indices into perblock vectors of offsets for load/store, but otherwise functions over ndim arrays

nice tutorials)

maybe worth replicating triton.testing.

(perf_report|Benchmark)

groups of blocks reduce memory transfers per same num of output blocks

tl.exp is __expf from CUDA (approximate)

not built-in

2024.11.25 reducing across blocks in a group counter-based Parallel Random Numbers by locking at the end of a kernel computes pseudo-random nums riton part 2 vs scheduling DSLS on the device with seed int32 vs polyhedral DSLs separate algo and schedule: tile splits, loop reordering use affine access functions large search space and unrolling, parallel axes support fusion, interchange, not applicable to tiling, parallelization TVM has built-in (structured-)sparse networks) (automatic scheduling) loop transformations auto optimizations thread swizzling coalescing shared mem pre-fetching) synchronization transforms row-major orders threads to column-major inserts barriers into within micro-tile to submatrix for each async copy GPU code by detecting contiguous mem group-size rows scheduling read-after-writes and access write-after-read

